

Hardware Acceleration for Programs in SSA Form

Manuel Mohr, Artjom Grudnitsky, Tobias Modschiedler, Lars Bauer, Sebastian Hack, Jörg Henkel

Institute for Program Structures and Data Organization, Karlsruhe Institute of Technology (KIT)

National Research Center of the Helmholtz Association

Register Transfer Graphs

Shuffle code = **parallel** copy operations between registers

Register Transfer Graphs

Shuffle code = **parallel** copy operations between registers

$$
r_1 \bullet r_2 \to r_3 \qquad r_4 \to r_5
$$

Register Transfer Graph (RTG)

- Nodes: Registers
- Directed edge (r_1, r_2) : After copies, value of r_1 must be in r_2
- At most one incoming edge per node
- No incoming edge: Register value is irrelevant after copies

- Number and size of RTGs depend on quality of allocation
- Reduction is an NP-complete problem

$$
r_1 \leftarrow r_2 \leftarrow r_3 \underbrace{r_4 \uparrow r_5 \uparrow r_6 \uparrow r_7 \rightarrow r_8}
$$

 \Rightarrow On standard hardware, implementation may be expensive: 5% to 20% of all generated instructions (SPEC)

Number and size of RTGs depend on quality of allocation Reduction is an NP-complete problem

$$
r_1 \leftarrow r_2 \leftarrow r_3 \leftarrow r_4 \leftarrow r_5 \leftarrow r_6 \leftarrow r_7 \rightarrow r_8
$$

 \Rightarrow On standard hardware, implementation may be expensive: 5% to 20% of all generated instructions (SPEC)

Number and size of RTGs depend on quality of allocation Reduction is an NP-complete problem

$$
r_1 \leftarrow r_2 \leftarrow r_3 \underbrace{r_4 \wedge r_5 \wedge r_6 \wedge r_7 \rightarrow r_8}
$$

 \Rightarrow On standard hardware, implementation may be expensive: 5% to 20% of all generated instructions (SPEC)

Question 1: Is it possible to create an instruction set extension that allows implementing an RTG in one processor cycle?

Number and size of RTGs depend on quality of allocation Reduction is an NP-complete problem

$$
r_1 \leftarrow r_2 \leftarrow r_3 \underbrace{r_4 \uparrow r_5 \uparrow r_6 \uparrow r_7} \rightarrow r_8
$$

 \Rightarrow On standard hardware, implementation may be expensive: 5% to 20% of all generated instructions (SPEC)

Question 1: Is it possible to create an instruction set extension that allows implementing an RTG in one processor cycle?

Question 2: Is it worth it?

Changing contents of multiple registers in one cycle very costly

- Changing contents of multiple registers in one cycle very costly
- Idea: Modify *access* to register file instead of contents
	- Swap r_1 and r_2 : Exchange the access to r_1 and r_2

- Changing contents of multiple registers in one cycle very costly
- Idea: Modify *access* to register file instead of contents
	- Swap r_1 and r_2 : Exchange the access to r_1 and r_2

- Changing contents of multiple registers in one cycle very costly
- Idea: Modify *access* to register file instead of contents
	- Swap r_1 and r_2 : Exchange the access to r_1 and r_2

⇒ Restriction to *permutations* of registers

ISA Extension

- Add permutation instructions to SPARC V8 ISA
- 32 registers \Rightarrow 5 bits to identify one register
- 7 bits for opcode \Rightarrow 25 bits left for encoding 5 register numbers

ISA Extension

- Add permutation instructions to SPARC V8 ISA
- 32 registers \Rightarrow 5 bits to identify one register
- 7 bits for opcode \Rightarrow 25 bits left for encoding 5 register numbers

Two new instructions:

- permi5: Implement cyclic RTG with *up to* 5 elements
- permi23: Implement two independent cycles with 2 and *up to* 3 elements

Examples

Examples

 r_1 \rightarrow r_2 permi5 r1, r2

Examples

Code Generation

- Goal: Generate efficient code using permi instructions for all RTGs
- Question: Which RTGs can be implemented using only permi?

Code Generation

Goal: Generate efficient code using permi instructions for all RTGs

Question: Which RTGs can be implemented using only permi?

RTGs in permutation form

- \blacksquare Permutation can be written as a product of cycles
- Cycles can be implemented with permis

Code Generation

Goal: Generate efficient code using permi instructions for all RTGs

Question: Which RTGs can be implemented using only permi?

RTGs in permutation form

 \blacksquare Permutation can be written as a product of cycles

Cycles can be implemented with permis

In general: RTGs can duplicate values

- **Permutations are injective**
- Value duplication impossible

 r_3 *r*₄

Two-Phase Approach

Arbitrary RTG

Two-Phase Approach

Arbitrary RTG

Phase 1: Conversion

Two-Phase Approach

$$
r_1 \xrightarrow{r_2} r_3 \rightarrow r_4 \rightarrow r_5 \rightarrow r_6
$$

$$
r_1
$$
\n
$$
r_1 \rightarrow r_3 \rightarrow r_4 \rightarrow r_5 \rightarrow r_6
$$

$$
r_1 \xrightarrow{r_2} r_3 \rightarrow r_4 \rightarrow r_5 \rightarrow r_6
$$

$$
r_1
$$
\n
$$
r_1 \rightarrow r_3 \rightarrow r_4 \rightarrow r_5 \rightarrow r_6
$$

$$
r_1 \stackrel{r_2}{\longrightarrow} r_3 \longrightarrow r_4 \longrightarrow r_5 \longrightarrow r_6
$$

longest path starting at node

- After conversion: Implement RTG in permutation form with as few permis as possible
- Need to combine multiple cycles to exploit permi23

- After conversion: Implement RTG in permutation form with as few permis as possible
- Need to combine multiple cycles to exploit permi23

$$
r_1 r_2 r_3 r_4 r_5 r_6 r_7 r_8 r_8
$$

- After conversion: Implement RTG in permutation form with as few permis as possible
- Need to combine multiple cycles to exploit permi23

- After conversion: Implement RTG in permutation form with as few permis as possible
- Need to combine multiple cycles to exploit permi23

Greedy decomposition algorithm with linear runtime

Phase 1

Greedy decomposition algorithm with linear runtime

Phase 1

 r_1 r_2 r_3 r_4 permi5

Greedy decomposition algorithm with linear runtime

Phase 1

Greedy decomposition algorithm with linear runtime

Phase 1

■ While there is a cycle of size 4 or more: use permi5 to implement it

Phase 2: Only cycles of size ≤ 3 left

Greedy decomposition algorithm with linear runtime

Phase 1

- **Phase 2**: Only cycles of size ≤ 3 left
	- If 2-cycle and 3-cycle available: combine using $permi23$

Greedy decomposition algorithm with linear runtime

Phase 1

- **Phase 2**: Only cycles of size ≤ 3 left
	- If 2-cycle and 3-cycle available: combine using $permi23$
	- If only 2-cycles available: combine in pairs using $permi23$

Greedy decomposition algorithm with linear runtime

Phase 1

- **Phase 2**: Only cycles of size ≤ 3 left
	- If 2-cycle and 3-cycle available: combine using $permi23$
	- If only 2-cycles available: combine in pairs using $permi23$
	- If only 3-cycles available: combine in groups of three using γ permi23

Base Architecture

Underlying architecture: Gaisler LEON3, 7-stage pipeline Example: add r9 r5 r7

For permi support: modifications of **Decode** and **Exception** stages

Permutation Support

Key component: permutation table in Decode stage

- Contains mapping logical \rightarrow physical register address
- **Physical address from permutation table used when accessing register file**

Initialized with *identity* at system reset

Applying new Permutations

Applying permutation permi5 r5 r9 r7 r6 r8

Permutation applied in Decode stage (*early committing*) • No changes to forwarding logic required

Results

Experimental evaluation

- Implemented code generation strategy in libFIRM
- Used SPEC CPU2000 benchmark suite as input programs
- Modified SPARC emulator to support permi instructions
	- Ability to get precise dynamic instruction counts
- Validation by measurements on FPGA prototype implementation
	- **By running Linux on FPGA prototype, ability to reuse executables**

Code generation does not cause significant overhead

Four different register allocator configurations:

Code Quality

Relative change of number of executed instructions

Code Quality

- Relative change of number of executed instructions
- Universal reduction, up to 5.1% for realistic scenarios
- The worse the register allocation, the higher the benefit using permis
- Confirmation by FPGA measurements, speedup up to 1.07

Area Overhead

Frequency unaffected

- Logical-physical mapping \Rightarrow increase in FF usage
- Large multiplexers \Rightarrow increase in LUT usage
	- Considerably smaller overhead for ASIC implementation

Conclusion

Summary

- Novel approach to accelerate shuffle code by hardware extension
- New instructions added to standard instruction set
- Code generation approach producing efficient code fast
- Extensive evaluation including FPGA prototype implementation
- Universal speedup, instruction count reduction up to 5.1%

Backup Slides

RTG Semantics

RTG Semantics

23 October 1, 2013 Manuel Mohr, Artjom Grudnitsky, Tobias Modschiedler, Lars Bauer, Sebastian Hack, Jörg Henkel – Hardware Acceleration for Programs in SSA Form

Exception Handling

- Early committing can cause problems due to traps
	- \blacksquare Timer interrupts to invoke OS scheduler
	- SPARC window overflows/underflows caused by nested function calls
- Trap handling in LEON3:

Exception Handling

- Early committing can cause problems due to traps
	- \blacksquare Timer interrupts to invoke OS scheduler
	- SPARC window overflows/underflows caused by nested function calls
- Trap handling in LEON3:

Exception Handling

- Early committing can cause problems due to traps
	- Timer interrupts to invoke OS scheduler
	- SPARC window overflows/underflows caused by nested function calls
- Trap handling in LEON3:

permi executed twice – permutation applied twice \rightarrow program crash

- Instructions that commit after exception stage can be annulled
- permi: revert effect of permutations executed before trap

Reverting Permutations

- Permutation history buffer tracks last 4 instructions
- Exception Stage: if a trap occurs, check permutation history buffer for permi instructions
- If any occur, go through history buffer in reverse order
	- For each permi: apply inverse permutation to permutation table

permis will be re-executed after trap handler \Rightarrow Register File in expected state

Reversion Effects

*φ***-functions**

*φ***-functions**

*φ***-functions**

