



Hardware Acceleration for Programs in SSA Form

<u>Manuel Mohr</u>, Artjom Grudnitsky, Tobias Modschiedler, Lars Bauer, Sebastian Hack, Jörg Henkel

Institute for Program Structures and Data Organization, Karlsruhe Institute of Technology (KIT)



KIT – University of the State of Baden-Wuerttemberg and National Research Center of the Helmholtz Association

www.kit.edu



















Manuel Mohr, Artjom Grudnitsky, Tobias Modschiedler, Lars Bauer, Sebastian Hack, Jörg Henkel – Hardware Acceleration for Programs in SSA Form **Register Transfer Graphs**



Shuffle code = parallel copy operations between registers

Register Transfer Graphs



Shuffle code = parallel copy operations between registers

$$r_1 \bigcirc r_2 \rightarrow r_3 \qquad r_4 \rightarrow r_5$$

Register Transfer Graph (RTG)

- Nodes: Registers
- Directed edge (r_1, r_2) : After copies, value of r_1 must be in r_2
- At most one incoming edge per node
- No incoming edge: Register value is irrelevant after copies



Number and size of RTGs depend on quality of allocation
Reduction is an NP-complete problem

$$r_1 \leftarrow r_2 \leftarrow r_3$$
 r_4 r_5 r_6 $r_7 \rightarrow r_8$

⇒ On standard hardware, implementation may be expensive: 5% to 20% of all generated instructions (SPEC)



Number and size of RTGs depend on quality of allocation
Reduction is an NP-complete problem

$$r_1 \leftarrow r_2 \leftarrow r_3$$
 r_4 r_5 r_6 $r_7 \rightarrow r_8$

⇒ On standard hardware, implementation may be expensive: 5% to 20% of all generated instructions (SPEC)

mov	r2,	r1	xor	r6,	r7	xor	r4,	r5
mov	r3,	r2	xor	r6,	r5	xor	r5,	r4
mov	r7,	r8	xor	r5,	r6	xor	r4,	r3
xor	r6,	r7	xor	r6,	r5	xor	r3,	r4
xor	r7,	r6	xor	r5,	r4	xor	r4 ,	r3



Number and size of RTGs depend on quality of allocation
 Reduction is an NP-complete problem

$$r_1 \leftarrow r_2 \leftarrow r_3$$
 r_4 r_5 r_6 $r_7 \rightarrow r_8$

⇒ On standard hardware, implementation may be expensive: 5% to 20% of all generated instructions (SPEC)

Question 1: Is it possible to create an instruction set extension that allows implementing an RTG in one processor cycle?



Number and size of RTGs depend on quality of allocation
 Reduction is an NP-complete problem

$$r_1 \leftarrow r_2 \leftarrow r_3$$
 r_4 r_5 r_6 $r_7 \rightarrow r_8$

⇒ On standard hardware, implementation may be expensive: 5% to 20% of all generated instructions (SPEC)

Question 1: Is it possible to create an instruction set extension that allows implementing an RTG in one processor cycle?

Question 2: Is it worth it?



• Changing contents of multiple registers in one cycle very costly



- Changing contents of multiple registers in one cycle very costly
- Idea: Modify access to register file instead of contents
 - Swap r₁ and r₂: Exchange the access to r₁ and r₂





- Changing contents of multiple registers in one cycle very costly
 - Idea: Modify access to register file instead of contents
 - Swap r₁ and r₂: Exchange the access to r₁ and r₂





- Changing contents of multiple registers in one cycle very costly
 - Idea: Modify access to register file instead of contents
 - Swap r₁ and r₂: Exchange the access to r₁ and r₂



⇒ Restriction to *permutations* of registers

ISA Extension



- Add permutation instructions to SPARC V8 ISA
- 32 registers \Rightarrow 5 bits to identify one register
- 7 bits for opcode \Rightarrow 25 bits left for encoding 5 register numbers

ISA Extension



- Add permutation instructions to SPARC V8 ISA
- 32 registers \Rightarrow 5 bits to identify one register
- **7** bits for opcode \Rightarrow 25 bits left for encoding 5 register numbers

31	27	24	21	19	14	9	4 0
0001	a1	000	a_2	b	с	d	е

Two new instructions:

- permi5: Implement cyclic RTG with up to 5 elements
- permi23: Implement two independent cycles with 2 and up to 3 elements

Examples





permi5 r1, r2, r3, r4, r5

Examples





permi5 r1, r2, r3, r4, r5

 $r_1 \subset r_2$

permi5 r1, r2

Examples









permi5 r1, r2

$r_1 - r_2$	$r_3 - r_4$	permi23 r1, r2, r3, r4

Manuel Mohr, Artjom Grudnitsky, Tobias Modschiedler, Lars Bauer, Sebastian Hack, Jörg Henkel – Hardware Acceleration for Programs in SSA Form

Code Generation



- Goal: Generate efficient code using permi instructions for all RTGs
- Question: Which RTGs can be implemented using only permi?

Code Generation

Goal: Generate efficient code using permi instructions for all RTGs

Question: Which RTGs can be implemented using only permi?

RTGs in permutation form

- Permutation can be written as a product of cycles
- Cycles can be implemented with permis





 $r_1 \hat{r}_2$



Code Generation

- Goal: Generate efficient code using permi instructions for all RTGs
- Question: Which RTGs can be implemented using only permi?

RTGs in permutation form

- Permutation can be written as a product of cycles
- Cycles can be implemented with permis

In general: RTGs can duplicate values

- Permutations are injective
- Value duplication impossible









Two-Phase Approach



Arbitrary RTG



Two-Phase Approach



Arbitrary RTG



Phase 1: Conversion

 r_1 , r_3 , r_4 , r_6 , r_9 + mov r3, r2 mov r6, r7 $r_5 \stackrel{\uparrow}{\subseteq} r_8$ mov r4, r5

Two-Phase Approach



r2 r7 r5

Arbitrary RTG	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		
Phase 1: Conversion	$r_1 \stackrel{\frown}{} r_3 \stackrel{\frown}{} r_4 \stackrel{\frown}{} r_6 \stackrel{\frown}{} r_9 \qquad \text{mov r3,} \\ r_5 \stackrel{\frown}{} r_8 \qquad + \qquad \text{mov r6,} \\ \text{mov r4,} \end{cases}$		
Bhase 2	normif r1 r2 r4 r6 r0		

Phase	e 2:
Decomp	osition

permi5 r1, r3, r4, r6, r9 permi5 r5, r8

Manuel Mohr, Artjom Grudnitsky, Tobias Modschiedler, Lars Bauer, Sebastian Hack, Jörg Henkel – Hardware Acceleration for Programs in SSA Form







$$r_1 \xrightarrow{r_2} r_3 \xrightarrow{r_4} r_5 \xrightarrow{r_6} r_6$$



$$r_{1} \xrightarrow{r_{2}} r_{3} \xrightarrow{r_{4}} r_{5} \xrightarrow{r_{6}} r_{6}$$



$$r_{1} \rightarrow r_{3} \rightarrow r_{4} \rightarrow r_{5} \rightarrow r_{6}$$



$$r_{1} \rightarrow r_{3} \rightarrow r_{4} \rightarrow r_{5} \rightarrow r_{6}$$



$$\begin{array}{c} & r_2 \\ & \\ r_1 \longrightarrow r_3 \longrightarrow r_4 \longrightarrow r_5 \longrightarrow r_6 \end{array}$$







- After conversion: Implement RTG in permutation form with as few permis as possible
- Need to combine multiple cycles to exploit permi23



- After conversion: Implement RTG in permutation form with as few permis as possible
- Need to combine multiple cycles to exploit permi23

 r_1 , r_2 , r_3 , r_4 , r_5 , r_6 , r_7 , r_8 , r_9



- After conversion: Implement RTG in permutation form with as few permis as possible
- Need to combine multiple cycles to exploit permi23

 r_1 r_2 r_3 r_4 r_5 r_6 r_7 r_8 r_9 permi5



- After conversion: Implement RTG in permutation form with as few permis as possible
- Need to combine multiple cycles to exploit permi23





• Greedy decomposition algorithm with linear runtime

Phase 1

While there is a cycle of size 4 or more: use permi5 to implement it



Greedy decomposition algorithm with linear runtime

Phase 1

While there is a cycle of size 4 or more: use permi5 to implement it

 r_3 r_4 r_1 r₂ permi5



Greedy decomposition algorithm with linear runtime

Phase 1

While there is a cycle of size 4 or more: use permi5 to implement it





Greedy decomposition algorithm with linear runtime

Phase 1

While there is a cycle of size 4 or more: use permi5 to implement it

Phase 2: Only cycles of size \leq 3 left



Greedy decomposition algorithm with linear runtime

Phase 1

• While there is a cycle of size 4 or more: use permi5 to implement it

- Phase 2: Only cycles of size ≤ 3 left
 - If 2-cycle and 3-cycle available: combine using permi23





Greedy decomposition algorithm with linear runtime

Phase 1

• While there is a cycle of size 4 or more: use permi5 to implement it

- Phase 2: Only cycles of size ≤ 3 left
 - If 2-cycle and 3-cycle available: combine using permi23
 - If only 2-cycles available: combine in pairs using permi23





Greedy decomposition algorithm with linear runtime

Phase 1

- While there is a cycle of size 4 or more: use permi5 to implement it
- Phase 2: Only cycles of size ≤ 3 left
 - If 2-cycle and 3-cycle available: combine using permi23
 - If only 2-cycles available: combine in pairs using permi23
 - If only 3-cycles available: combine in groups of three using permi23



Base Architecture



Underlying architecture: Gaisler LEON3, 7-stage pipeline
 Example: add r9 r5 r7



For permi support: modifications of **Decode** and **Exception** stages

Permutation Support



Key component: permutation table in Decode stage

- \blacksquare Contains mapping logical \rightarrow physical register address
- Physical address from permutation table used when accessing register file
- Initialized with identity at system reset



Applying new Permutations



Applying permutation permi5 r5 r9 r7 r6 r8



Permutation applied in Decode stage (*early committing*)
 No changes to forwarding logic required

Results



Experimental evaluation

- Implemented code generation strategy in libFIRM
- Used SPEC CPU2000 benchmark suite as input programs
- Modified SPARC emulator to support permi instructions
 - Ability to get precise dynamic instruction counts
- Validation by measurements on FPGA prototype implementation
 - By running Linux on FPGA prototype, ability to reuse executables



	Default [ms]	Our code gen. [ms]	Relative
Backend (total)	63 598.0	63 927.0	+0.5%

Code generation does not cause significant overhead





Four different register allocator configurations:

ILP	Recoloring	Biased	Naive
	Increasing F	RTG size	
	Increasing num	ber of RTGs	
	Decreasing con	npilation time	-

Code Quality



Benchmark	ILP	Recoloring	Biased	Naive
164.gzip	-0.7%	-1.0%	-1.9%	-16.4%
175.vpr	-0.3%	-0.3%	-1.0%	-3.4%
176.gcc	-0.4%	-0.5%	-2.7%	-11.4%
181.mcf	-1.9%	—1.9%	-2.8%	-7.8%
186.crafty	-1.0%	-0.8%	-3.9%	-15.2%
197.parser	-0.9%	-1.0%	-2.7%	-12.6%
253.perlbmk	-0.6%	-0.1%	-1.8%	-9.9%
254.gap	-0.3%	-0.9%	-2.0%	-7.1%
255.vortex	-0.5%	-0.8%	-5.1%	-15.1%
256.bzip2	-0.3%	-0.6%	-3.1%	-11.3%
300.twolf	-0.3%	-0.3%	-0.8%	-1.9%

Relative change of number of executed instructions

Code Quality



Benchmark	ILP	Recoloring	Biased	Naive
164.gzip	-0.7%	-1.0%	-1.9%	-16.4%
175.vpr	-0.3%	-0.3%	-1.0%	-3.4%
176.gcc	-0.4%	-0.5%	-2.7%	-11.4%
181.mcf	-1.9%	—1.9%	-2.8%	-7.8%
186.crafty	-1.0%	-0.8%	-3.9%	-15.2%
197.parser	-0.9%	-1.0%	-2.7%	-12.6%
253.perlbmk	-0.6%	-0.1%	-1.8%	-9.9%
254.gap	-0.3%	-0.9%	-2.0%	-7.1%
255.vortex	-0.5%	-0.8%	-5.1%	-15.1%
256.bzip2	-0.3%	-0.6%	-3.1%	-11.3%
300.twolf	-0.3%	-0.3%	-0.8%	_1.9%

- Relative change of number of executed instructions
- Universal reduction, up to 5.1% for realistic scenarios
- The worse the register allocation, the higher the benefit using permis
- Confirmation by FPGA measurements, speedup up to 1.07

Area Overhead



	Base system	Our system	Overhead
Frequency	80 MHz	80 MHz	0%
BlockRAMs	28	28	0%
Flip-flops	7 607	8 851	16%
LUTs	15024	21 630	44%
Slices	7 249	9 507	31%

Frequency unaffected

- Logical-physical mapping \Rightarrow increase in FF usage
- Large multiplexers \Rightarrow increase in LUT usage
 - Considerably smaller overhead for ASIC implementation

Conclusion



Summary

- Novel approach to accelerate shuffle code by hardware extension
- New instructions added to standard instruction set
- Code generation approach producing efficient code fast
- Extensive evaluation including FPGA prototype implementation
- Universal speedup, instruction count reduction up to 5.1%



Backup Slides

RTG Semantics







Manuel Mohr, Artjom Grudnitsky, Tobias Modschiedler, Lars Bauer, Sebastian Hack, Jörg Henkel – Hardware Acceleration for Programs in SSA Form

RTG Semantics







Exception Handling



- Early committing can cause problems due to traps
 - Timer interrupts to invoke OS scheduler
 - SPARC window overflows/underflows caused by nested function calls
- Trap handling in LEON3:

Fetch	n	Decode	Register	Execute	Memory	Exception	Writeback
-		-	-	permi	call	mov	-



Exception Handling



- Early committing can cause problems due to traps
 - Timer interrupts to invoke OS scheduler
 - SPARC window overflows/underflows caused by nested function calls
- Trap handling in LEON3:

Fetch	Decode	Register	Execute	Memory	Exception	Writeback
-	-	-	-	permi	call 🗲	mov



Exception Handling



- Early committing can cause problems due to traps
 - Timer interrupts to invoke OS scheduler
 - SPARC window overflows/underflows caused by nested function calls
- Trap handling in LEON3:

Fetch	Decode	Register	Execute	Memory	Exception	Writeback
permi	-	-	-	-	-	-



permi executed twice – permutation applied twice \rightarrow program crash

- Instructions that commit after exception stage can be annulled
- permi: revert effect of permutations executed before trap

Reverting Permutations



- Permutation history buffer tracks last 4 instructions
- Exception Stage: if a trap occurs, check permutation history buffer for permi instructions
- If any occur, go through history buffer in reverse order
 - For each permi: apply inverse permutation to permutation table



permis will be re-executed after trap handler
 ⇒ Register File in expected state

Reversion Effects





Manuel Mohr, Artjom Grudnitsky, Tobias Modschiedler, Lars Bauer, Sebastian Hack, Jörg Henkel – Hardware Acceleration for Programs in SSA Form

ϕ -functions





ϕ -functions





ϕ -functions



